 |
 |
 |
 |
Powerful tool to automate creating VHDL testbenches
|
 |
 |
 |
 |
 |
Powerful tool to automate creating VHDL testbenches. Supports complex patterns and repeats to describe tests. Modular. Flexible - any variable can be include not just signals. Plot preview. Simulator displays descriptions as tests run.
|
|
|
|
|
|
|